[Help]Full Text[Boolean Search][Advanced][Number Search][Order Copy][PTDLs]

  [Next Patent] [Back to List]
(1 of 18)


United States Patent 5,969,389
Noble, et. al. Oct. 19, 1999

Circuit and method for gate-body structures in CMOS technology

Abstract

A circuit and method for an improved inverter is provided. The present invention capitalizes on opposing sidewalls and adjacent conductive sidewall members to conserve available surface space on the semiconductor chips. Additionally, the gate and body of the transistors are biased to modify the threshold voltage of the transistor (V(t)). The conductive sidewall member configuration conserves surface space and achieves a higher density of surface structures per chip. This design provides fast switching capability for low power battery operated CMOS circuits and systems. The transistor structure offers performance advantages from both metal-oxide semiconductor (MOS) and bipolar junction transistor (BJT) designs. The devices can be used in a variety of applications, digital and analog, wherever a more compact structure with low power consumption and fast response time is needed.


Inventors: Noble; Wendell P. (Milton, VT); Forbes; Leonard (Corvallis, OR).
Assignee: Micron Technology, Inc. (Boise, ID).
Appl. No.: 50,579
Filed: Mar. 30, 1998
Intl. Cl. : H01L 27/01, H01L 27/12, H01L 31/0392
Current U.S. Cl.: 257/351; 257/369; 257/374
Field of Search: 257/351, 369, 374

References Cited | [Referenced By]

U.S. Patent Documents
4,450,048May, 1984Gaulier 204/15
4,673,962Jun., 1987Chatterjee et al. 357/23.6
4,987,089Jan., 1991Roberts 437/34
4,996,574Feb., 1991Shirasaki 357/23.7
5,006,909Apr., 1991Kosa 357/23.6
5,097,381Mar., 1992Vo et al. 361/313
5,122,848Jun., 1992Lee et al. 357/23.6
5,250,450Oct., 1993Lee et al. 437/40
5,315,143May, 1994Tsuji 257/351
5,491,356Feb., 1996Dennison et al. 257/306
5,528,062Jun., 1996Hsieh et al. 257/298
5,541,432Jul., 1996Tsuji 257/350
5,581,104Dec., 1996Lowrey et al.
5,585,998Dec., 1996Kotecki et al. 361/321.4
5,646,900Jul., 1997Tsukude et al. 365/205
5,680,345Oct., 1997Hsu et al. 365/185.01
5,691,230Nov., 1997Forbes 437/62
5,796,143Aug., 1998Fulford, Jr. et al. 257/330
5,796,166Aug., 1998Agnello et al. 257/751

Other References

Denton, J.P., et al., "Fully Depleted Dual-Gated Thin-Film SOI P-Mosfet's Fabricated in SOI Islands with an Isolated Buried Polysilicon Backgate", IEEE Electron Device Letters, 17, 509-511, (Nov. 1996).

Holman, W.T., et al., "A Compact Low Noise Operational Amplifier for a 1.2 Micrometer Digital CMOS Technology", IEEE Journal of Solid-State Circuits, 30, 710-714, (Jun. 1995).

Horiguchi, et al., "Switched-Source-Impedance CMOS Circuit for Low Standby Subthreshold Current Giga-Scale LSIs", IEEE Journal of Solid State Circuits, vol. 28, 1131-1135, (1993).

Huang, W. L., et al., "TFSOI Complementary BiCMOS Technology for Low Power Applications", IEEE Transactions on Electron Devices, 42, 506-512, (Mar. 1995).

Jaeger, et al., "A High-speed Sensing Scheme for 1T Dynamic RAMs Utilizing the Clamped Bit-line Sense Amplifier", IEEE Journal of Solid State Circuits, vol. 27, 618-25, (1992).

MacSweeney, D., et al., "Modelling of Lateral Bipolar Devices in a CMOS Process", IEEE Bipolar Circuits and Technology Meeting, Minneapolis, MN, 27-30, (Sep. 1996).

Parke, S.A., et al., "A High-Performance Lateral Bipolar Transistor Fabricated on Simox", IEEE Electron Device Letters, 14, 33-35, (Jan. 1993).

Rabaey, Digital Integrated Circuits, Prentice Hall, Englewood Cliffs, NJ, 222-232, (1996).

Saito, M., et al., "Technique for Controlling Effective Vth in Multi-Gbit DRAM Sense Amplifier", 1996 Symposium on VLSI Circuits, Digest of Technical Papers, Honolulu, HI, 106-107, (Jun. 13-15, 1996).

Seevinck, E., et al., "Current-Mode Techniques for High-Speed VLSI Circuits with Applications to Current Sense Amplifier for CMOS SRAM's", IEEE Journal of Solid-State Circuits, 26, 525-536, (Apr. 1991).

Tsui, P.G., et al., "A Versatile Half-Micron Complementary BiCMOS Technology for Microprocessor-Based Smart Power Applications", IEEE Transactions on Electron Devices, 42, 564-570, (Mar. 1995).

Wong, et al., "A 1V CMOS Digital Circuits with Double-Gate Driven Mosfet", IEEE Int. Solid State Circuits Conference, San Francisco, 292-93, (1997).

Chen, M.J., et al., "Back-Gate Forward Bias Method for Low-Voltage CMOS Digital Cicuits", IEEE Transactions of Electron Devices, 43, 904-909, (Jun. 1986).

Chen, M.J., et al., "Optimizing the Match in Weakly Inverted Mosfet's by Gated Lateral Bipolar Action", IEEE Transactions on Electron Devices, 43, 766-773, (May 1996).

Chung, I.Y., et al., "A New SOI Inverter for Low Power Applications", Proceedings of the 1996 IEEE International SOI Conference, Sanibel Island, FL, 20-21, (Sep. 30-Oct. 3, 1996).

Fuse, T., et al., "A 0.5V 200MHz 1-Stage 32b ALU Using a Body Bias Controlled SOI Pass-Gate Logic", 1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 286-287, (1997).

Ko, et al., "High-gain Lateral Bipolar Action in a Mosfet Structure", IEEE Trans. on Electron Devices, vol. 38, No. 11, 2487-96, (Nov. 1991).

Shimomura, K., et al., "A 1V 46ns 16Mb SOI-DRAM with Body Control Technique", 1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 68-69, (Feb. 6, 1997).

Tuinega, A Guide to Circuit Simulation and Analysis Using PSPICE, Prentice Hall, Englewood Cliffs, NJ, (1988).


Primary Examiner: Ngo ; Ngan V.
Attorney, Agent or Firm: Schwegman, Lundberg, Woessner & Kluth P.A.
19 Claims, 14 Drawing Figures

  [Next Patent] [Back to List]
(1 of 18)