United States Patent: 6,504,224

[US Patent & Trademark Office, Patent Full Text and Image Database]

( 1 of 222 )

United States Patent	6,504,224
Ahn , et al.	January 7, 2003

Methods and structures for metal interconnections in integrated circuits

Abstract

A typical integrated-circuit fabrication requires interconnecting millions of microscopic transistors and resistors with metal wires. Making the metal wires flush, or coplanar, with underlying insulation requires digging trenches in the insulation, and then filling the trenches with metal to form the wires. Trench digging is time consuming and costly. Accordingly, the invention provides a new "trench-less" or "self-planarizing" method of making coplanar metal wires. Specifically, one embodiment forms a first layer that includes silicon and germanium; oxidizes a region of the first layer to define an oxidized region and a non-oxidized region; and reacts aluminum or an aluminum alloy with the non-oxidized region. The reaction substitutes, or replaces, the non-oxidized region with aluminum to form a metallic wire coplanar with the first layer. Another step removes germanium oxide from the oxidized region to form a porous insulation having a very low dielectric constant, thereby reducing capacitance. Thus, the present invention not only eliminates the timing-consuming, trench-digging step of conventional methods, but also reduces capacitance which, in turn, enables faster, more-efficient integrated circuits.

Inventors:	Ahn; Kie Y. (Chappaqua, NY); Forbes; Leonard (Corvallis, OR); Farrar; Paul A. (So. Burlington, VT)
Assignee:	Micron Technology, Inc. (Boise, ID)
Appl. No.:	651471
Filed:	August 30, 2000

Current U.S. Class: 257/508; 257/758; 257/503; 257/522; 257/19; 257/734

Intern'l Class: H01L 029/00

Field of Search: 257/503,508,522,758,19,734 428/641

References Cited [Referenced By]

U.S. Patent Documents

3571674	Mar., 1971	Yu et al.	317/235.
4157269	Jun., 1979	Ning et al.	148/1.
4169000	Sep., 1979	Riseman	148/187.
4234357	Nov., 1980	Scheppele	148/1.
4252582	Feb., 1981	Anantha et al.	148/175.
4442449	Apr., 1984	Lehrer et al.	357/67.
4470852	Sep., 1984	Ellsworth	148/1.
4483726	Nov., 1984	Isaac et al.	148/187.
4507673	Mar., 1985	Aoyama et al.	357/23.
4507847	Apr., 1985	Sullivan	29/576.
4651409	Mar., 1987	Ellsworth et al.	29/576.
4702941	Oct., 1987	Mitchell et al.	427/250.
4800177	Jan., 1989	Nakamae	437/193.
4893273	Jan., 1990	Usami	365/185.
4959705	Sep., 1990	Lemnios	257/522.
5010039	Apr., 1991	Ku et al.	437/228.
5040049	Aug., 1991	Raaijmakers	357/71.
5051805	Sep., 1991	Custode	357/34.
5059389	Oct., 1991	Finkl et al.	420/67.
5111430	May., 1992	Morie	365/185.
5148260	Sep., 1992	Inoue et al.	357/67.
5187560	Feb., 1993	Yoshida et al.	257/743.
5241193	Aug., 1993	Pfiester et al.
5260593	Nov., 1993	Lee	257/316.
5280188	Jan., 1994	Iwasaki	257/370.
5293560	Mar., 1994	Harari	365/185.
5317535	May., 1994	Talreja et al.	365/185.
5324684	Jun., 1994	Kermani et al.	437/95.
5341016	Aug., 1994	Prall et al.	257/412.
5369040	Nov., 1994	Halvis et al.	437/3.
5371035	Dec., 1994	Pfiester et al.	437/69.
5388069	Feb., 1995	Kokubo	365/185.
5391911	Feb., 1995	Beyer et al.	257/522.
5424993	Jun., 1995	Lee et al.	365/218.
5436496	Jul., 1995	Jerome et al.	257/529.
5438544	Aug., 1995	Makino	365/185.
5442226	Aug., 1995	Maeda et al.	257/557.
5449941	Sep., 1995	Yamazaki et al.	257/411.
5458702	Oct., 1995	Ono et al.	148/432.
5465249	Nov., 1995	Cooper et al.	365/149.
5467306	Nov., 1995	Kaya et al.	365/185.
5470801	Nov., 1995	Kapoor et al.	437/238.
5477485	Dec., 1995	Bergemont et al.	365/185.
5493140	Feb., 1996	Iguchi	257/316.
5501645	Mar., 1996	Taniguchi et al.	477/130.
5508543	Apr., 1996	Hartstein et al.	257/314.
5510645	Apr., 1996	Fitch et al.	257/522.
5512785	Apr., 1996	Haver et al.	257/758.
5516724	May., 1996	Ast et al.	437/160.
5516745	May., 1996	Friesen et al.	502/401.
5530581	Jun., 1996	Cogan	359/265.
5541124	Jul., 1996	Miwa et al.	437/31.
5563448	Oct., 1996	Lee et al.	257/742.
5580380	Dec., 1996	Liu et al.	117/86.
5587326	Dec., 1996	Takemura et al.	437/31.
5639979	Jun., 1997	Chen et al.	84/615.
5643806	Jul., 1997	Miwa et al.	437/31.
5648280	Jul., 1997	Kato	437/31.
5670790	Sep., 1997	Katoh et al.	257/14.
5698890	Dec., 1997	Sato	257/592.
5710454	Jan., 1998	Wu	257/413.
5723378	Mar., 1998	Sato	438/309.
5731240	Mar., 1998	Kataoka	438/364.
5745990	May., 1998	Lee et al.	29/852.
5753967	May., 1998	Lin	257/635.
5757072	May., 1998	Gorowitz et al.	257/700.
5766999	Jun., 1998	Sato	438/309.
5796151	Aug., 1998	Hsu et al.	257/410.
5796166	Aug., 1998	Agnello et al.	257/751.
5798559	Aug., 1998	Bothra et al.	257/522.
5801444	Sep., 1998	Aboelfotoh et al.	257/762.
5847439	Dec., 1998	Reinberg	257/522.
5861340	Jan., 1999	Bai et al.
5920121	Jul., 1999	Forbes et al.	257/742.
5925918	Jul., 1999	Wu et al.	257/413.
5925933	Jul., 1999	Colgan et al.	257/762.
5942799	Aug., 1999	Danek et al.	257/751.
5960313	Sep., 1999	Jun	438/624.
5989718	Nov., 1999	Smith et al.
6069389	May., 2000	Sasaki	257/370.
6080646	Jun., 2000	Wang.
6150252	Nov., 2000	Hsu et al.	438/597.
6157082	Dec., 2000	Merchant et al.	257/758.
6180509	Jan., 2001	Huang et al.	438/624.
6211562	Apr., 2001	Forbes et al.
6265602	Jul., 2001	Voit et al.	558/459.
Foreign Patent Documents
03-222367	Oct., 1991	JP	.
06-224431	Aug., 1994	JP	.
06-302828	Oct., 1994	JP	.
08-255878	Oct., 1996	JP	.

Other References

The Handbook of Binary Phase Diagrams, 4, Genium Publishing, results summarized form the Constitution of Binary Alloys, pp. 916-919, 1985; First Supplement to Constitution of Binary Alloys, pp. 508-509, 1985; Second Supplement to Constitution of Binar Alloys, pp. 494-495, 1985, 10 pages, (1987).
Akasaki, I., et al., "Effects of AlN Buffer Layer on Crystallographic Structure and on Electrical and Optical Properties of GaN and Ga(1-x)Al(x)N [0< x (< or =) 0.4]Films Grown on Sapphire Substrate by MOVPE", J, Crystal Growth, 98, 209-219, (1989).
Alok, D., et al., "Electrical Properties of Thermal Oxide Grown on N-type 6H-Silicon Carbide", Applied Physcis Letters, 64, 2845-2846, (May 23, 1994).
Andrieux, M., et al., "Interface and Adhesion of PACVD SiC Based Films on Metals", Supp. Le Vide: science, technique et applications, 279, 212-214, (1996).
Ashburn, P., et al., "Comparison of Experimental and Theoretical Results on Polysilicon Emitter Bipolar Transistors", IEEE Trans. on Electron Devices, vol. ED-31, 853-60, (1984).
Bachmann, P., et al., "Influence on Surface Modifications on the Electronic Properties of CVD Diamond Films", Diamond and Related Materials, 5, 1378-1383, (1996).
Baglee, D., "Characteristics & Reliability of 100 Angstrom Oxides", IEEE 22nd Annual Proc.: Reliability Physics, Las Vegas, 152-155, (Apr. 3-5, 1984).
Beheim, G., et al., "Magnetron Plasma Etching of SiC for Microstructures", Proc: SPIE--Integrated Optics and Microstructures III, San Jose, CA, 82-86, (Jan. 29, 1996).
Bengtsson, S., et al., "Applications of Aluminum Nitride Films Deposited by Reactive Sputtering to Silicon-On-Insulator Materials", Japanese J. Applied Physics, 35, 4175-4181, (1996).
Benjamin, M., et al., "UV Photoemission Study of Heteroepitaxial AlGaN Films Grown on 6H-SiC", Applied Surface Science, 104/105, 455-460, (1996).
Bermudez, V., et al., "The Growth and Properties of Al and AlN Films on GaN(0001)-(1 x 1)", J. Applied Physics, 79, 110-119, (Jan. 1996).
Boeringer, D.W., et al., "Avalanche amplificaiton of multiple resonant tunneling through parallel silicon microcrystallites", Physical Rev. B, 51, 13337-13343, (1995).
Campbell, S.A., The Science and Engineering of Microelectronic Fabrication, Oxford University Press, 476, (1996).
Casey, H., et al., "Low Interface Trap Density for Remote Plasma Deposited Si02 on n-type GaN", Applied Phys. Lett., 68, 1850-1852, (Mar. 1996).
Chang, C., et al., "Novel Passivation Dielectrics-The Boron- or Phosphorus-Doped Hydrogenated Amorphous Silicon Carbide Films", Journal of the Electrochemical Society, 132, 418-422, (Feb. 1985).
Choi, J., et al., "Effect of Deposition Conditions and Pretreatments on the Microstructure of MPECVD Diamond Thin Films", Materials Chemistry and Physics, 45, 176-179, (1996).
Chor, E.F., et al., "Emitter Resistance of Arsenic- and Phosphorus-Doped Polysilicon Emitter Transistors", IEEE Trans. on Electron Devices, 6(10), pp. 516-518, (Oct. 1985).
Clarke, G., et al., "The Infrared Properties of Magnetron-Sputtered Diamond-Like Thin Films", Thin Solid Films, 280, 130-135, (1996).
Compagnini, G., et al., "Spectroscopic Characterization of Annealed Si(1-x)C(x) Films", J. Materials Res., 11, 2269-2273, (Sep. 1996).
Dartnell, N., et al., "Reactive Ion Etching of Silicon Carbide (Si(x)C(1-x))", Vacuum, 46, 349-355, (1995).
Demichelis, F., et al., "Influence of Doping on the Structural and Optoelectronic Properties of Amorphous and Microcrystalline Silicon Carbide", Journal of Applied Physics, 72, 1327-1333, (Aug. 15, 1992).
Demichelis, F., et al., "Physical Properties of Undoped and Doped Microcrystalline SiC:H Deposited by PECVD", Materials Research Society Symposium Proceedings, 219, Anaheim, CA, 413-418, (Apr. 30-May 3, 1991).
Dipert, B., et al., "Flash Memory Goes Mainstream", IEEE Spectrum, 30, 48-52, (Oct. 1993).
Edelberg, E., et al., "Visible Luminescence from Nanocrystalline silicon films produced by plasma enhanced chemical vapor deposition", Appl. Phys. Lett., 68, 1415-1417, (1996).
Fissel, A., et al., "Epitaxial Growth of SiC Thin Films on Si-stabilized alpha-Sic (0001) at Low Temperatures by Solid-source Molecular Beam Epitaxy", Journal of Crystal Growth, 154, 72-80, (1995).
Friedrichs, P., et al., "Interface Properties of Metal-Oxide-Semiconductor Structures on N-type 6H and 4H-SiC", J. Applied Physics, 79, 7814-7819, (May 15, 1996).
Fujii, T., et al., "Bonding Structures in Highly Photoconductive a-SiC:H Films Deposited by Hybrid-Plasma Chemical Vapor Deposition", Journal of Non-Crystalline Solids, 198-200, 577-581, (1996).
Goetzberger, A., et al., Applied Solid State Science: Advances in Materials and Device Research, R. Wolfe, ed., Academic Press, New York, Including p. 233, (1969).
Graul, J., et al., "Growth Mechanism of Polycrystalline beta-SiC Layers on Silicon Substrate", Applied Phys. Lett., 21, 67-69, (Jul. 1972).
Hamakawa, Y., et al., "Optoelectronics and Photovoltaic Applications of Microcrystalline SiC", Materials Research Society Symposium Proceedings, 164, Boston, MA, 291-301, (Nov. 29-Dec. 1, 1989).
He, Z., et al., "Ion-beam-assisted Deposition of Si-carbide Films", Thin Solid Films, 260, 32-37, (1995).
Hu, G., et al., "Will Flash Memory Replace Hard Disk Drive?", 1994 IEEE International Electron Device Meeting, Panel Discussion, Session 24, Outline, 2 pages, (Dec. 1994).
Hwang, J., et al., "High Mobility beta-SiC Epilayer Prepared by Low-pressure Rapid Thermal Chemical Vapor Deposition on a (100) Silicon Substrate", Thin Solid Films, 272, 4-6, (1996).
Hybertsen, M.S., "Absorption and Emission of Light in Nanoscale Silicon Structures", Phys. Rev. Lett., 72, 1514-1517, (1994).
Jou, S., et al., "Electron Emission Characterization of Diamond Thin Films Grown from a Solid Carbon Source", Thin Solid Films, 280, 256-261, (1996).
Kato, M., et al., "Read-Disturb Degradation Mechanism due to Electron Trapping in the Tunnel Oxide for Low-voltage Flash Memories", IEEE Electron Device Meeting, 45-48, (1994).
Kothandaraman, M., et al., "Reactive Ion Etching of Trenches in 6H-SiC", J. Electronic Materials, 25, 875-878, (1996).
Kumbhar, A., et al., "Growth of Clean Amorphous Silicon-Carbon Alloy Films by Hot-Filament Assisted Chemical Vapor Deposition Technique", Applied Phys. Lett, 66, 1741-1743, (Apr. 1995).
Lakshmi, E., et al., "Interface-State Characteristics of GaN/GaAs MIS Capacitors", Solid-State Electronics, 25, 811-815, (1982).
Lanois, F., et al., "Angle Etch Control for Silicon Carbide Power Devices", Applied Phys. Lett., 69, 236-238, (Jul. 1996).
Lau, S., et al., "Optoelectronic Properties of Highly Conductive Microcystalline SiC Produced by Laser Crystallization of Amorphous SiC", J. of Non-Crystalline Solids, 198-200, 907-910, (1996).
Leggieri, G., et al., "Laser Ablation Deposition of Silicon Carbide Films", Applied Surface Science, 96-98, 866-869, (1996).
Lei, T., et al., "Epitaxial Growth and Characterization of Zinc-Blende Gallium Nitride on (001) Silicon", J. Appl. Phys., 71, 4933-4943, (May 1992).
Liu, J., et al., "Formation of SiC Films on Silicon Field Emitters", Materials Res. Soc. Symp. Proc., 311, San Francisco, CA, (Apr. 13-15, 1993).
Liu, J., et al., "Modificaiton of Si Field Emitter Surfaces by Chemical Conversion to SiC", J. Vac. Sic. Technology, B 12, 717-721, (1994).
Luo, J., et al., "Localized Epitaxial Growth of Hexagonal and Cubic SiC Films on Si by Vacuum Annealing", Applied Phys. Lett., 69, 916-918, (Aug. 1996).
Martins, R., et al., "Transport Properties of Doped Silicon Oxycarbide Microcrystalline Films Produced by Spatial Separation Techniques", Solar Energy Materials and Solar Cells, 41-42, 493-517, (1996).
Martins, R., et al., "Wide Band Gap Microcrystalline Silicon Thin Films", Diffusion and Defect Data : Solid State Phenomena, 44-46, Part 1, Scitec Publications, 299-346, (1995).
Maury, F., et al., "Chemical Vapor Co-Deposition of C and SiC at Moderate Temperature for the Synthesis of Compositionally Modulated Si(x)C)1-x) Ceramic Layers", Surface and Coatings Technology, 76-77, 119-125, (1995).
McLane, G., et al., "High Etch Rates of SiC in Magnetron Enhanced SF(6) Plasmas", Applied Phys. Lett., 68, 3755-3757, (Jun. 1996).
Moffatt, W.G., The Handbook of Binary Phase Diagrams, General Electric Company, pp. 11/84, 3/84, (1978).
Mogab, C., et al., "Conversion of Si to Epitaxial SiC by Reaction with C(2)H(2)", J. Applied Physics, 45, 1075-1084, (Mar. 1974).
Moller, H., et al., "In-situ p- and n-Doping of Low Temperature Grown Beta-SiC Epitaxial Layers on Silicon", Proc. of International Conference on Silicon Carbide and Related Materials, IOP Publishing, UK, 497-500, (1996).
Molnar, R., et al., "Growth of Gallium Nitride by Electron-Cyclotron Resonance Plasma-Assisted Molecular-Beam Epitaxy: The Role of Charged Species", J. Appl. Phys., 76, 4587-4595, (1994).
Muller, K., et al., "Trench Storage Node Technology for Gigabit DRAM Generations", Digest IEEE International Electron Devices Meeting, San Francisco, CA, 507-510, (Dec. 1996).
Nemanich, P., et al., "Diamond Negative Electron Affinity Surfaces, Structures and Devices", Proc. : Third International Conference on Applications of Diamond Films and Related Materials, 1, Gaithersburg, MD, 17-24, (1995).
Nemanich, R., et al., "Negative Electron Affinity Surfaces of Aluminum Nitride and Diamond", Diamond and Related Materials, 5, 790-796, (1996).
Ouyang, M., et al., "Deposition of Diamond-Like Carbon Films via Excimer Laser Ablation of Polybutadiene", Materials Science and Engineering, B39, 228-231, (1996).
Pankove, J., "Photoelectric Emission", In: Optical Processes in Semiconductors, Dover Publications Inc., New York, 287-301, (1971).
Pankove, J., et al., "Photoemission from GaN", Applied Phys. Lett., 25, 53-55, (1974).
Papadas, C., et al., "Modeling of the Intrinsic Retention Charcteristics of FLOTOX EEPROM Cells Under Elevated Temperature Conditions", IEEEE Transaction on Electron Devices, 42, 678-682, (Apr. 1995).
Patuwathavithane, C., et al., "Oxidation Studies for 6H-SiC", Proc: 4th Int. Conf. on Amorphous and Crystalline Silicon Carbide IV, Santa Clara, CA, 163-169, (Oct. 9-11, 1991).
Pereyra, I., et al., "Wide Gap a-Si(1-x)C(x): H Thin Films Obtained Under Starving Plasma Deposition Conditions", J. Non-Crystalline Solids, 201, 110-118, (1996).
Pollack, S., "Electron Transport Through Insulating Thin Films", Appl. Solid-State Science, 1, 345-355, (1969).
Prendergast, J., "Flash or DRAM: Memory Choice for the Future", IEEE Electron Device Meeting, Session 25, Phoenix, AZ, (1995).
Rahman, M., et al., "Preparation and Electrical Properties of An Amorphous SiC/Crystalline Si p(+) n heterostructure", Japanese J. Applied Physics, 23, 515-524, (May 1984).
Renlund, G., et al., "Silicon Oxycarbide Glasses: Part I. Preparation and Chemistry", Journal of Materials Research, 6, 2716-2722, (Dec. 1991).
Renlund, G., et al., "Silicon Oxycarbide Glasses: Part II. Structure and Properties", Journal of Materials Research, 6, 2723-2734, (Dec. 1991).
Schmidt, I., et al., "Low Temperature Diamond Growth Using Fluorinated Hydrocarbons", Diamond and Related Materials, 5, 1318-1322, (1996).
Schoenfeld, O., et al., "Formation of Si Quantum dots in Nanocrystalline silicon", Proc. 7th Int. Conf. on Modulated Semiconductor Structures, Madrid, 605-608, (1995).
Serre, C., et al., "Ion-Beam Synthesis of Amorphous SiC Films: Structural Analysis and Recrystallization", J. Appl. Phys., 79, 6907-6913, (May 1996).
Shafi, Z.A., et al., "Poly-Crystalline Silicon-Carbide (SiC) Emitter Bipolar Transistors", IEEE Bipolar Circuits and Technology Meeting, Minneapolis, MN, 67-70, (1991).
Sim, S., et al., "A New Planar Stacked Technology (PST) for Scaled and Embedded DRAMs", Digest IEEE Int. Electron Devices Meeting, San Francisco, CA, 504-507, (Dec. 1996).
Suzaki, Y., et al., "Quantum Size Effects of a Si(:H)/a-SiC(:H) Multilayer Films Prepared by rf Sputtering", Abstracts of Papers Published in the Int. J. Japenese Soc. for Precision Engineering, 28, Abstract of Paper in vol. 60, 182, (Jun. 1994).
Svirkova, N., et al., "Deposition Conditions and Density-of-States Spectrum of a-Si(1-x)C(x) :H Films Obtained by Sputtering", Semiconductors, 28, 1164-1169, (Dec. 1994).
Sze, S., Physics of Semiconductors, 2nd Edition., John Wiley & Sons, Pub., New York, ISBN 0471056618, (1981).
Tarui, Y., "Flash Memory Features Simple Structure, Superior Integration", JEE, 30, 84-87, (Sep. 1993).
Tenhover, M., et al., "DC-Magnetron Sputtered Silicon Carbide", Materials Res. Soc. Symp. Proc., 356, Boston, MA, 227-232, (Nov. 28-Dec. 2, 1994).
Thomas, J., et al., "Plasma Etching and Surface Analysis of a-SiC :H Films Deposited by Low Temperature Plasma Enhanced Chemical Vapor Deposition", Materials Res. Soc. Symp. Proc., 334, Boston, MA, 445-450, (Nov. 29-Dec. 2, 1993).
Tiwari, S., et al., "A silicon nanocrystal based memory", Appl. Physics Lett., 68, 1377-1379, (1996).
Tiwari, S., et al., "Volatile and Non-volatile Memories in Silicon with Nano-Crystal Storage", Int'l Electron Devices Meeting: Technical Digest, Washington, DC, 521-524, (Dec. 1995).
Tsu, R., et al., "Slow Conductance oscillations in nanoscale silicon clusters of quantum dots", Appl. Phys. Lett., 65, 842-844, (1994).
Tsu, R., et al., "Tunneling in Nanoscale Silicon Particles Embedded in an a-Si02 Matrix", Abstract, IEEE Device Research Conference, pp. 178-179, (1996).
Tucker, C., et al., "Ion-beam-assisted Deposition of Nonhydrogenated a-Si:C Films", Can. J. Physics, 74, 97-101, (1996).
Uchino, T., et al., "Very High Speed Silicon Bipolar Transistors with In-Situ Doped Polysilicon Emitter and Rapid Vapor-Phase Doping Base", IEEE Trans. on Electron Devices, vol. 42, No. 1, 406-12, (1995).
van der Weide, J., et al., "Negative-electron-affinity Effects on the Diamond (100) Surface", Physical Review B [Condensed Matter], 50 , 5803-5806, (Aug. 15, 1994).
Villars, P., et al., Handbook of Ternary Alloy Phase Diagrams, vol. 3, ASM International, 2893-99.
Vodakov, Y., et al., "Diffusion and Solubility of Impurities in Silicon Carbide", In: Silicon Carbide, R.C. Marshall, et al., eds., Univ. of South Carolina Press, 508-519, (1973).
Wahab, Q., et al., "3C-SiC / Si / 3C-SiC Epitaxial Trilayer Films Deposited on Si (111) Substrates by Reactive Magnetron Sputtering", J. Materials Res., 10, 1349-1351, (Jun. 1995).
Walczyk, F., et al., "Tailoring Interfacial Oxide for Polysilicon Bit-Cell Contacts and Emitters with In Situ Vapor HF Interface Cleaning and Polysilicon Deposition in a 4Mbit BiCMOS Fast Static RAM", IEEE Bipolar Circuits and Technology Meeting, 84-87, (1992).
Watanabe, A., et al., "SiC Thin Film Preparation by ArF Excimer Laser Chemical Vapor Deposition. Part 1: Rate of Photolysis of Alkylsilanes by ArF Excimer Laser and their Decomposition Products", Thin Solid Films, 274, 70-75, (1996).
Wolter, S., et al., "Textured Growth of Diamond on Silicon via in situ Carburization and Bias-Enhanced Nucleation", Appl. Phys. Lett., 62, 1215-1217, (Mar. 1993).
Wu, K., et al., "The Growth and Characterization of Silicon/Silicon Carbide Heteroepitaxial Films on Silicon Substrates by Rapid Thermal Chemical Vapor Deposition", Japanese J. Appl. Phys., 35, 3836-3840, (1996).
Yamaguchi, Y., et al., "Properties of Heteroepitaxial 3C-SiC Films Grown by LPCVD", Digest of Tech. Papers: 8th Int. Conf. on Solid-State Sensors and Acutators and Eurosensors IX, vol. 2, Stockholm, Sweden, 190-193, (Jun. 1995).
Yamanashi, H., et al., "Deposition of Silicon Compound Thin Films in DC Discharge Plasma Using Hydrogen-Hexamethyldisilane Gas Mixture", Proc.: Int. Symp. on Surfaces and Thin Films of Electronic Materials. Bull. of the Res. Institute of Electronics, Shizuoka University, 30, 95-98, (1995).
Ye, Q., et al., "Resonant Tunneling via Microcrystalline-silicon quantum confinement", Physical Rev. B, 44, 1806-1811, (1991).
Yee, A., et al., "The Effect of Nitrogen on Pulsed Laser Deposition of Amorphous Silicon Carbide Films: Properties and Structure", J. Materials Research, 11, 1979-1986, (1996).
Yoder, M., "Wide Bandgap Semiconductor Materials and Devices", IEEE Transactions on Electron Devices, 43, 1633-1636, (Oct. 1996).
Zhao, X., et al., "Nanocrystalline Si: a material constructed by Si quantum dots", 1st Int. Conf. on Low Dimensional Structures and Devices, Singapore, 467-471, (1995).
Berezhnoi, A., Silicon and its Binary Systems, Consultants Bureau, New York, 84, (1960).
Cherkasov, Y.A., et al., "Optical information media based on an amorphous photoconductor with high avalanche amplification--the amorphous analog of trigonal selenium", Journal of Optical Technology, vol. 64, No. 7, 627-32, (Jul. 7, 1997).
Fukuda, Y., et al., "A New Fusible-Type Programmable Element Composed of Aluminum and Polysilicon", IEEE Trans. on Electron Devices, ED-33, 250-253, (Feb., 1986).
Hanna, J., et al., "Early Stage of Polycrystalline Growth of Ge and SiGe by Reactive Thermal CVD from GeF(4) and Si(2)H(6)", Materials Res. Soc. Symp. Proc., 358, Boston, MA, 877-881, (Nov./Dec., 1994).
Hansen, P., Constitution of Binary Alloys, McGraw-Hill, New York, 103, (1958).
Hiraki, A., et al., "Formation of Silicon Oxide over Gold Layers on Silicon Substrates", J. Applied Physics, 43, 3643-3649, (Sep., 1972).
Hiraki, A., et al., "Low-Temperature Migration of Silicon in Metal Films on Silicon Substrates Studiedby Backscattering Techniques", J. Vacuum Science and Tech., 9, 155-158, (Jan./Feb., 1972).
Horie, H., et al., "Novel High Aspect Ratio Aluminum Plug for Logic/DRAM LSi's Using Polysilicon-Aluminum Substitute", Technical Digest: IEEE International Electron Devices Meeting, San Francisco, CA, 946-948, (1996).
Hurley, P., et al., "Low Temperature Plasma Oxidation of Polycrystalline Silicon", Proc. 7th European Conf. on Insulating Films on Semiconductors: Contributed Papers, Section 5, IOP Publishing Ltd., 235-238, (1991).
Hwang, J., et al., "Novel Polysilicon/TiN Stacked-Gate Structure for Fully-Depleted SOI/CMOS", Technical Digest: Int. Electron Devices Meeting, San Francisco, CA, 345-348, (Dec. 1992).
King, T., et al., "Deposition and Properties of Low-Pressure Chemical-Vapor Deposited Polycrystalline Silicon-Germanium Films", J. Electrochemical Society, 141, 2235-2241, (Aug. 1994).
Lee, D.H., et al., "Gate Oxide Integrity (GOI) of MOS transistors with W/TiN stacked gate", 1996 Symposium on VLSI Technology Digest of Technical Papers, 108-109, (1996).
Li, C., et al., "Low Temperature Heteroepitaxial Growth of Si(1-x)Ge(x)-on-Si by Photo-Enhanced Ultra High Vacuum Chemical Vapor Deposition Using Si(2)H(6) and Ge(2)H(6)", J. Electronic Materials, 24, 875-884, (Jul. 1995).
Li, P., et al., "Formation of Stoichiometric SiGe Oxide by Electron Cyclotron Resonance Plasma", Appl. Phys. Lett, 60, 3265-3267, (Jun. 1992).
Lyman, T.e., "Metallography, Structure and Phase Diagrams", Metals Handbook, 8, American Society for Metals; Metals Park, Ohio, 253, 256, 260, 263,, (1989).
Moffatt, W., The Handbook of Binary Phase Diagrams, published by General Electric Co., vol. 1, 3/84 (1978).
Mohajerzadeh, S., et al., "A Low Energy Ion Beam Assisted Deposition Technique for Realizaing iso-type SiGe/Si hetero-interface diodes", Thin Solid Films, 283, 182-187, (1996).
Mohajerzadeh, S., et al., "A Low-Temperature Ion Vapor Deposition Technique for Silicon and Silicon-Germanium Epitaxy", Canadian J. Physics, 74, S69-S73, (1996).
Mohri, M., et al., "Effect of SiF(4)/SiH(4)/H(2) Flow Rates on Film Properties of Low-Temperature Polycrystalline Silicon Films Prepared by Plasma Enhanced Chemical Vapor Deposition", IEICE Transactions on Electronics, E77-C, 1677-1684, (Oct. 1994).
Mukhopadhyay, M., et al., "Properties of SiGe Oxides Grown in a Microwave Oxygen Plasma", J. Applied Physics, 78, 6135-6140, (Nov. 1995).
Predel, B., et al., "Die Zustandsdiagramme Silber-Germanium-Silizium und Gold-Germanium-Silizium", J. Less-Common Metals, 44, 39-49, (Jan. 1976).
Schadel, H., et al., "Activity of Liquid Silver-Silicon Alloys", Trans. American Institute of Mining and Metallurgical Engineers, 188, 1282-1283, (Oct. 1950)
Shuto, S., et al., "Read Disturb Degradation Mechanism for Source Erase Flash Memories", 1996 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu, HI, 242-43, (1996).
Ushiku, Y., et al., "Planarized Silver Interconnect Technology with a Ti Self-Passivation Technique for Deep Sub-Micron ULSIs", 1993 Symp. on VLSI Technology: Digest of Technical Papers, 121-122, (1993).
Wu, S., et al., "Suppression of the Boron Penetration Induced Si/Si02 Interface Degradation by Using a Stacked-Amorphous-Silicon Film as the Gate Structure for pMOSFET", IEEE Electron Device Letters, 15, 160-162, (May 1994).

Primary Examiner: Lee; Eddie
Assistant Examiner: Lee; Eugene
Attorney, Agent or Firm: Schwegman, Lundberg, Woessner & Kluth, P.A.

Parent Case Text

CROSS REFERENCE RELATED TO APPLICATION

This application is a division of U.S. patent application Ser. No. 09/030,430, filed on Feb. 25, 1998, now U.S. Pat. No. 6,121,126, the specification of which is incorporated herein by reference.

Claims

What is claimed is:

1. An integrated-circuit subassembly comprising:

first and second integrated devices;

a first layer including first and second conductive vias contacting the respective first and second integrated devices;

a silicon-germanium layer having oxidized and non-oxidized regions, with the non-oxidized region contacting the first conductive via.

2. The subassembly of claim 1, further comprising:

an aluminum layer contacting at least a portion of the non-oxidized region.

3. The subassembly of claim 2, wherein the aluminum layer includes copper or silicon.

4. The subassembly of claim 2, further comprising:

a titanium, zirconium, or hafnium layer contacting the aluminum layer.

5. The integrated-circuit subassembly of claim 1, wherein the silicon-germanium layer comprises between 10 and 40 percent germanium.

6. The integrated-circuit subassembly of claim 1, wherein the silicon-germanium layer has a thickness of approximately one micron.

7. An integrated-circuit subassembly comprising:

first and second integrated devices;

a first layer including first and second conductive vias contacting the respective first and second integrated devices;

a silicon-germanium layer having oxidized and non-oxidized regions, with oxidized region having a portion coplanar with a portion of the non-oxidized region, and with the non-oxidized region contacting the first conductive via.

8. The integrated-circuit subassembly of claim 7, wherein the silicon-germanium layer comprises between 10 and 40 percent germanium.

9. The integrated-circuit subassembly of claim 7, wherein the oxidized region of the silicon-germanium layer comprises germanium oxide.

10. The integrated-circuit subassembly of claim 7, wherein the silicon-germanium layer has a thickness of approximately one micron.

11. The integrated-circuit subassembly of claim 7, further comprising:

an aluminum layer contacting at least a portion of the non-oxidized region.

12. The integrated-circuit subassembly of claim 11, further comprising:

a zirconium or hafnium layer contacting the aluminum layer.

13. An integrated-circuit subassembly comprising:

first and second integrated devices;

a first layer including first and second conductive vias contacting the respective first and second integrated devices;

a silicon-germanium layer comprising between 10 and 40 percent germanium and having oxidized and non-oxidized regions, with oxidized region having a portion coplanar with a portion of the non-oxidized region, and with the non-oxidized region contacting the first conductive via.

14. The integrated-circuit subassembly of claim 13, wherein the silicon-germanium layer has a thickness of approximately one micron.

15. An integrated-circuit subassembly comprising:

first and second integrated devices;

a first layer including first and second conductive vias contacting the respective first and second integrated devices;

silicon-germanium layer comprising between 10 and 40 percent germanium and having oxidized and non-oxidized regions, with oxidized region having a portion coplanar with a portion of the non-oxidized region, and with the non-oxidized region contacting the first conductive via; and

an aluminum layer contacting at least a portion of the non-oxidized region.

16. The integrated-circuit subassembly of claim 15, wherein the silicon-germanium layer has a thickness of approximately one micron.

17. An integrated-circuit subassembly comprising:

first and second integrated devices;

a first layer including first and second conductive vias contacting the respective first and second integrated devices;

a silicon-germanium layer comprising between 10 and 40 percent germanium and having oxidized and non-oxidized regions, with oxidized region having a portion coplanar with a portion of the non-oxidized region, and with the non-oxidized region contacting the first conductive via;

an aluminum layer contacting at least a portion of the non-oxidized region; and

a zirconium layer contacting the aluminum layer.

18. The integrated-circuit subassembly of claim 17, wherein the silicon-germanium layer has a thickness of approximately one micron.

19. An integrated-circuit subassembly comprising:

first and second integrated devices;

a first layer including first and second conductive vias contacting the respective first and second integrated devices;

a silicon-germanium layer comprising between 10 and 40 percent germanium and having oxidized and non-oxidized regions, with oxidized region having a portion coplanar with a portion of the non-oxidized region, and with the non-oxidized region contacting the first conductive via;

an aluminum layer contacting at least a portion of the non-oxidized region; and

a hafnium layer contacting the aluminum layer.

20. The integrated-circuit subassembly of claim 19, wherein the silicon-germanium layer has a thickness of approximately one micron.

Description

BACKGROUND OF THE INVENTION

The present invention concerns methods of making, or fabricating, integrated circuits, particularly methods of forming interconnects.

Integrated circuits, the key components in thousands of electronic and computer products, are interconnected networks of electrical components fabricated on a common foundation, or substrate. Fabricators typically use various techniques, such as layering, doping, masking, and etching, to build thousands and even millions of microscopic resistors, transistors, and other electrical components on a silicon substrate, known as a wafer. The components are then "wired," or interconnected, together to define a specific electric circuit, such as a computer memory.

Interconnecting millions of microscopic components typically entails covering the components with an insulative layer, etching small holes in the insulative layer to expose portions of the components underneath, and then actually connecting the components through metallization. Metallization is the process of depositing a metal, usually an aluminum alloy, into the small holes and onto the insulative layer to form line-like, metallic paths, or wires, between the components. Photolithography, an optical-patterning technique, defines the particular wiring or interconnection pattern.

Frequently, several levels of metallization, sometimes as many as six or seven, are necessary to make a particular circuit. Such cases require covering each metallization level with insulation, etching holes to expose portions of an underlying metallization, and then depositing more metal to form additional wires, connecting the exposed portions of the underlying metallization.

Current interconnection techniques suffer from two significant shortcomings. First, because of limitations in the photolithography used to define metallization patterns, current techniques require digging trenches to ensure that deposited metallic lines are flush, or coplanar, with the surface of the underlying insulation. However, digging these trenches is a time-consuming step which ultimately increases the cost of manufacturing integrated circuits.

Secondly, current techniques yield interconnective structures of insulation and metal that are highly capacitive. High capacitance wastes power and slows the response of integrated circuits to electrical signals. Thus, current interconnection techniques stand in the way of faster and more-efficient integrated circuits.

Accordingly, there is not only a need for new interconnection methods that eliminate the trench-digging step, but also a need for new methods and interconnective structures that yield faster and more-efficient integrated circuits.

SUMMARY OF THE INVENTION

To address these and other needs, the present invention provides a new method of making coplanar metallic and insulative members for an integrated circuit. Specifically, one embodiment of the method entails forming a first layer that includes silicon and germanium, and then oxidizing a region of the first layer to define an oxidized region and a non-oxidized region. After oxidation, the method reacts aluminum or an aluminum alloy with the non-oxidized region. The reaction substitutes, or replaces, the non-oxidized region with aluminum alloy to form a metallic member flush or coplanar with the first layer. Another step removes germanium oxide from the oxidized region to form a porous insulative member having a low dielectric constant.

Thus, the method of the present invention yields a self-planarizing metallic structure that not only eliminates the time-consuming, trench-digging step of conventional methods, but also places the metallic structure within a low-dielectric insulation that allows faster, more-efficient integrated circuits.

BRIEF DESCRIPTION OF THE DRAWINGS

The following figures are used to describe many aspects of the invention:

FIG. 1 is a cross-sectional view of an integrated-circuit assembly;

FIG. 2 is a cross-sectional view of the FIG. 1 integrated-circuit assembly after formation of silicon-germanium layer;

FIG. 3A is a cross-sectional view of the FIG. 2 integrated-circuit assembly after formation of an oxidation mask;

FIG. 3B is a top view of the FIG. 3A integrated-circuit assembly, showing the oxidation mask;

FIG. 4 is a cross-sectional view of the FIG. 3 integrated-circuit assembly after removal of the oxidation mask and formation of an aluminum alloy layer and a titanium layer;

FIG. 5 is a cross-sectional view of the FIG. 4 assembly after reaction of the aluminum alloy layer and the silicon-germanium layer.

FIG. 6A is a cross-sectional view of the FIG. 5 integrated-circuit assembly after formation of a silicon-germanium layer and an oxidation mask;

FIG. 6B is a top view of the FIG. 6A integrated-circuit assembly, showing the oxidation mask;

FIG. 7 is a cross-sectional view of the FIG. 6 integrated-circuit assembly after oxidation, removal of the oxidation mask, and formation of an aluminum alloy layer and a titanium layer;

FIG. 8 is a cross-sectional view of the FIG. 7 assembly after reaction of the aluminum alloy layer and the silicon-germanium layer;

FIG. 9 is a cross-sectional view of an integrated-circuit assembly embodying a coplanar hybrid interconnect system; and

FIG. 10 is a cross-sectional view of an integrated-circuit assembly embodying a two-level (non-coplanar) hybrid interconnect system.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

The following detailed description, which references and incorporates FIGS. 1-10, describes and illustrates specific embodiments of the invention. These embodiments, offered not to limit but only to exemplify and teach the invention, are shown and described in sufficient detail to enable those skilled in the art to practice the invention. Thus, where appropriate to avoid obscuring the invention, the description may omit certain information known to those of skill in the art.

The detailed description includes two sets of separate but overlapping embodiments of the invention. The first set of embodiments, illustrated principally with FIGS. 1-8, pertains to a preferred method of making single- and multi-level interconnective structures. The second set of embodiments, illustrated principally with FIGS. 9 and 10, concern hybrid interconnect structures which combine air bridges with structures exemplified in the first set of embodiments.

Preferred Method of Making Single- and Multi-Level Interconnects

FIGS. 1-8 show a number of preferred integrated-circuit assemblies, which taken collectively and sequentially, illustrate the preferred method of the present invention. The method, as shown in FIG. 1, begins with a known integrated-circuit assembly or structure 10. Assembly 10 includes a substrate 12 which supports a number of integrated elements 14, preferably transistors 14a and 14b. (The term "substrate" encompasses semiconductor wafers as well as structures having one or more insulative, conductive, or semiconductive layers and materials, for example, silicon-on-insulator or silicon-on-sapphire structures.) Transistors 14a and 14b are covered by an insulative layer 16, which preferably comprises silicon oxide, nitride, or oxynitride. Layer 16 includes two aluminum vias 16a and 16b electrically connected to respective transistors 14a and 14b.

Next, as FIG. 2 shows, the preferred method forms a polycrystalline, silicon-germanium (SiGe) layer 18 on insulative layer 16 and over vias 16a and 16b. In the preferred embodiment, silicon-germanium layer 18 is approximately one micron thick, and comprises between 10 and 40 percent germanium. The layer is formed through conventional low-pressure chemical-vapor deposition (LP-CVD), specifically the pyrolysis of silicon hydride (SiH.sub.4) and germanium hydride (GeH.sub.4) gases at a temperature as low as 400.degree. C. For more details on this technique, which controls the silicon-germanium composition by varying the gas flow rates, refer to the T. J. King article, entitled "Deposition and Properties of Low-Pressure Chemical-Vapor Deposited Polycrystalline Silicon-Germanium Films," in the Journal of the Electro-Chemical Society (pp. 2235-41, August 1994). This article is incorporated by reference.

Deposition temperatures lower than 400.degree. C. are possible through plasma-enhanced chemical-vapor deposition. The silicon-germanium film can also be grown using other gases, such as germanium fluoride (GeF.sub.4). See, for example, the J. I. Hanna article entitled "Early Stage of Polycrystalline Growth of Ge and SiGe by Reactive Thermal CVD from GeF.sub.4 and Si.sub.2 H.sub.6 (Microcrystalline and Nanocrystalline Semiconductors Symposium," Boston 1994, pp. 877-881, 1995), which is incorporated herein by reference.

In FIG. 3A, the method forms an oxidation mask 20 on silicon-germanium layer 18. This mask defines a narrow, rectangular channel which ultimately defines the periphery of a conductor connecting vias 16a and 16b and thus transistors 14a and 14b. A top view of mask 20 and its relation to transistors 14a and 14b and vias 16a and 16b is shown in FIG. 3B.

To form mask 20, the method deposits a layer of silicon nitride (Si.sub.3 N.sub.4), using low-pressure or plasma-enhanced chemical-vapor deposition. Conventional lithographic techniques define the mask, finally formed through reactive-ion or plasma etching of the silicon-nitride layer. The actual mask thickness, which preferably ranges between 30 and 100 nanometers, depends on the etchant used to remove the unwanted silicon nitride.

After completion of mask 20, the method oxidizes silicon-germanium layer 18. This oxidization defines regions under mask 20 as non-oxidized regions and unmasked regions as oxidized regions. The oxidized regions contain an extractable or removable germanium oxide, which can be removed to leave a porous insulator having a low dielectric constant. The non-oxidized regions eventually become the metallic or conductive member connecting transistors 14a and 14b. In the preferred embodiment, the oxidation is plasma enhanced to occur at temperatures below 200.degree. C. The results of oxidation are shown as regions 18' in FIG. 3A.

In FIG. 4, the method entails removing mask 20, preferably through chemical etching or chemical-mechanical polishing, to leave silicon-germanium layer 18 with a planar surface. Afterward, physical or chemical vapor deposition forms a 1.5-micron-thick, metal layer 22 on the oxidized and non-oxidized regions of layer 18. In the preferred embodiment the metal is an aluminum alloy that includes 0.3 to 4.0 percent copper (Al--Cu), but in another embodiment, the aluminum alloy also includes 0.3 to 1.6 percent silicon. The copper and silicon additions reduce electro-migration of the aluminum at high current levels.

Next, the method forms a 200-nanometer-thick, titanium layer 24 on layer 22 by physical vapor deposition. In other embodiments, layer 24 between 500 and 2500 Angstroms thick and comprises zirconium or hafnium, instead of titanium. Layer 24, which is optional, reduces the temperature and time necessary to complete the next step.

The next step forces a metal-substitution reaction between metal layer 22 and the non-oxidized, or desired metallic, regions of silicon-germanium layer 18. To force this reaction, the method heats or anneals the integrated-circuit assembly to 400.degree. C. in a nitrogen, forming gas, or other non-oxidizing atmosphere for approximately 60 minutes. The substitution temperature, that is, the annealing temperature, should be lower than the eutectic (lowest melting) temperature of the ternary aluminum-silicon-germanium system for the reaction or substitution to occur. Heating urges or causes diffusion or dissolution of the non-oxidized regions of metal layer 22 into silicon-germanium layer 18 and silicon-germanium into the metal layer, ultimately substituting the non-oxidized regions of silicon-germanium layer 18 with metal from metal layer 22, an aluminum-copper alloy in the preferred embodiment. Consequently, a coplanar metallic structure 22', consisting essentially of metal from layer 22 with small amounts of silicon and germanium, forms in silicon-germanium layer 18. Thus, unlike conventional techniques that require trench-digging (or other pre-metallization steps) to promote co-planarity of deposited metallic structures and underlying insulative structures, the present method is "self-planarizing" or "self-trenching."

After the reaction, a small amount of germanium may remain on metallic structure 22'. Additionally, any metal from metal layer 22 that remains on the surface of layer 18, such as an aluminum alloy of the preferred embodiment, may contain titanium silicide and silicon-germanium agglomerates. These are removed by chemical-mechanical polishing or other suitable techniques.

Finally, to reduce the dielectric constant of oxidized regions 18', germanium oxide in the oxidized regions of silicon-germanium layer 18 is removed using a wet etchant, such as distilled or deionized water. This leaves a porous oxide, insulative structure with a low dielectric constant which ultimately reduces capacitance and allows a faster, more efficient integrated circuit. The porous oxide regions are designated 18".

Further fabrication of more interconnection or metallization levels would entail repeating the steps already described and illustrated. For example, to form a second level that includes a via, the preferred embodiment, as illustrated in FIG. 6A, forms a second silicon-germanium layer 26 and then an oxidation mask 28 defining the size, shape, and position of the via relative conductor 22'. FIG. 6B shows a top view of the mask and its position relative conductor 22'.

After oxidizing the unmasked portions of silicon-germanium layer 26 and then removing oxidation mask 28, the method forms a second metal (aluminum-alloy) layer 30 and a second titanium layer 32 as shown in FIG. 7. The integrated-circuit assembly is then heated to force the metal-substitution reaction, thereby substituting a portion of metal layer 30 for the non-oxidized portion of layer 26, forming a substantially coplanar via 30'(shown in FIG. 8). Notably, this technique, unlike conventional techniques that require forming an insulative layer, etching holes to define the vias, and then finally filling these holes with metal to form the vias, proceeds without etching and filling holes. Thus, the present invention provides an "etchless" or "hole-less" method of forming vias.

After, forming via 30', wet etching removes germanium oxide from regions 26' to form porous low-dielectric insulation 26" around via 30'. The resulting integrated-circuit assembly is depicted in FIG. 8. Subsequent metallizations would follow similarly.

With completion of the desired number of metallization levels, the preferred method ultimately concludes by heat-treating the integrated circuit for one to six hours at a temperature between 100 and 200.degree. C. This heat treatment, which preferably occurs after packaging the integrated circuit in a protective housing, ensures that the metallic structures have minimum resistivity.

Preferred Hybrid Interconnects Incorporating Low-Capacitance Air Bridges

FIGS. 9 and 10 show two integrated-circuit assemblies which respectively combine the low-capacitance structures of FIGS. 3 and 8 with low-capacitance air bridges to yield new hybrid structures. In particular, FIG. 9 shows an integrated-circuit assembly 40 embodying a coplanar hybrid interconnect system which combines two distinct types of low-capacitance interconnect structures: a first interconnect structure 42 (on the left), and a second interconnect structure 43 (on the right). Structure 42, identical to the previously described structure of FIG. 3, connects transistors 14a and 14b on substrate 12 via conductive vias (or contacts) 16a and 16b and aluminum conductor 22'. For reduced capacitance, conductor 22' is embedded in porous insulation 18" which has a low dielectric constant. Structure 42 is preferably formed as detailed through the above description of FIGS. 1-3.

Interconnect structure 43 comprises an air bridge 44, which in turn comprises an aluminum conductor 44a and air cavity 44b. Conductor 44a, which is substantially coplanar to conductor 22', electrically connects vias 16c and 16d and thus electrically connects corresponding transistors 14c and 14d. The presence of air cavity 44b, which has a unity or near-unity dielectric constant lower than even that of porous insulation 18", minimizes line capacitance between these transistors.

Air bridge 44 is built conventionally by forming conductor 44a on an underlying, sacrificial support structure (not shown) and then removing the support structure to leave air cavity 44b. In conventional processing, the sacrificial support structure consists of photoresist or other material which can be easily dissolved or etched away. For further details on this known process, see U.S. Pat. No. 5,510,645 entitled Semiconductor Structure Having an Air Bridge and Method of Forming the Semiconductor Structure and U.S. Pat. No. 5,324,684 entitled Method of Forming Semiconductor Structure Having an Air Region, both issued to Fitch et al. and both incorporated herein by reference.

Fabrication of air bridge 44 may occur before, after, or concurrent with the fabrication of structure 42. For example, vias 16c and 16d may be formed simultaneous with vias 16a and 16b or started during the metal substitution reaction that forms conductor 22'. However, one should take care to avoid exceeding the substitution temperature; otherwise undesired substitution of aluminum may occur.

FIG. 10 shows an integrated-circuit assembly 50 embodying a two-level (non-coplanar) hybrid interconnect system which, like assembly 40, combines two types of low-capacitance interconnect structures. Assembly 50 includes an air bridge 54 which connects integrated-circuit assemblies 52 and 53. Assemblies 52 and 53, both of which are structurally identical to the previously described assembly of FIG. 8, embed aluminum conductors 22' in porous insulation 26". Conductors 22" are connected to vias 30', which are electrically connected via air bridge 54.

Air bridge 54 comprises aluminum conductor 54a and air cavity 54b. Conductor 54a, which occupies a plane above that of conductors 22', electrically connects vias 30' and thus electrically connects transistors 14a and 14b to transistors 14c and 14d. Air bridge 54 as well as assemblies 52 and 53 are fabricated according the methods described above.

CONCLUSION

The present invention overcomes at least two significant shortcomings of previous interconnection techniques. First, unlike previous techniques that require digging trenches in an insulative layer before metallization to ensure a coplanar metallic structure, the present invention provides a self-planarizing metallization process, which substitutes metal for select portions of an insulative layer, thereby skipping the time-consuming trench-digging step. Relatedly, the invention forms vias without the conventional steps of etching and filling holes with metal.

Secondly, unlike previous techniques which yielded highly-capacitive interconnective structures, the present invention puts metallic structures in a low-dielectric insulator to form low-capacitance structures which permit integrated circuits to operate with greater speed and economy.

The embodiments described above are intended only to illustrate and teach one or more ways of practicing or implementing the present invention, not to restrict its breadth or scope. The scope of the invention, intended to encompass all ways of practicing or implementing the invention, is defined only by the following claims and their equivalents.

* * * * *

Current U.S. Class:	257/508; 257/758; 257/503; 257/522; 257/19; 257/734
Intern'l Class:	H01L 029/00
Field of Search:	257/503,508,522,758,19,734 428/641